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ABSTRACT 
Although Radix-10 based arithmetic has been gaining 
renewed importance over the last few years, decimal 
systems are not efficient enough and techniques are still 
under development. In this paper, a modification of the 
CORDIC method for decimal arithmetic is proposed and 
applied to produce fast rotations. The algorithm uses BCD 
operands as inputs, combining the advantages both decimal 
and binary systems. The result is an important number of 
iterations reduction compared with the original decimal 
CORDIC method. Finally, a FPGA-based radix-10 
architecture that can be used to produce rotations with 
more precision and speed is presented and different 
experiments showing the advantages of the new method 
are shown. 
1. INTRODUCTION 
Binary system is the mathematical substrate of digital 
systems so the use of binary arithmetic is present in most 
of computation systems. On the other hand, decimal is 
easier for humans to handle mainly because we have ten 
fingers and we are just used to thinking that way. In fact, 
first computing machines worked with decimal 
representations [1]. The binary number system offers many 
advantages over a decimal representation for a high-
performance, general purpose computer. The greater 
simplicity of a binary arithmetic unit and the greater 
compactness of binary numbers both contribute directly to 
arithmetic speed. This fact has finally led to a 
preponderance of binary systems over decimal ones. 
Nevertheless, throughout the evolution of computers, some 
proposals have been given about the need of finding a 
balance between both binary and decimal systems, since 
decimal numbers are essential for communicating between 
man and the computers. For this reason, various computers 
with decimal calculation have been developed [2]-[7]. 
Different Hewlett Packard [8], Texas Instruments [9] and 
Casio calculators also use decimal formats [10].  
There are many examples of fields where information on 
computers is stored under decimal format. For example, in 
Computer Aided Design (CAD), the use of radix 10 
representation and, at the same time, high precision are 
required. For instance, in the creation phase prior to 
manufacturing, engineers use the decimal system. When 
defining radix 10 magnitudes such as 0.1 for an object, the 
internal use of radix 2 representation usually creates an 
inherent error, since the equivalent binary numbers will 
have an infinite amount of fractional digits. Moreover, in 
Computer Aided Manufacturing (CAM) the use of ASCII 
for data interchange is also widespread. There were several 
reasons for this decision. First, humans learn about formats 
much more efficiently from short example files than pages 
of formal specifications, and ASCII is human-readable. 
Humans would much prefer to examine an ASCII file, 
even if binary versions are available. On the other hand, 
there are currently optic and magnetic sensors which 
directly provide the output in BCD format, so that the user 
can easily monitor the evolution of certain magnitudes and 
detect any errors [11]. The are other fields like financial 
and business-oriented applications where studies have 
revealed that 55% of the numerical data contained in 
commercial databases are in decimal format [12]. Recently 
the IBM z900 microprocessor has been developed [13], 
with a decimal arithmetic unit. 
Proof of the importance recently given to decimal 
representation is the fact that the standard IEEE 854 has 
been expanded to support decimal floating point [14]. 
Likewise, the first draft of the new standard floating point 
representation system proposes, explicitly, different 
formats of decimal exchange and different types of 
applications in which decimal formats are especially 
suitable [15]. 
Several methods for performing decimal arithmetic 
operations with binary logic have been proposed, from the 
most elementary ones, such as addition and product, to 
other more complex ones, such as division, square root, 
and logarithm [16]. Other functions, such as the 
trigonometric ones, can be obtained in a simple, precise 
and relatively fast way by means of the CORDIC 
(COordinate Rotation Digital Computer) method [17]. 
Originally, CORDIC was applied to binary arithmetic, but 
later its application was proposed for decimal 
representation of data [19], [20]. In this work, an 
improvement of decimal CORDIC is proposed to make 
coordinate rotations. 
2. THE CORDIC METHOD 
2.1. Reviewing the binary CORDIC Method 
CORDIC was developed by Volder [17] for calculating the 
rotation of a two-dimensional vector with circular 
coordinates represented in the binary system, exclusively 
using addition and shift operations. Walther [18] extended 
the method application to hyperbolic and linear 
coordinates. The method works in two modes: rotation 
mode and vectoring mode. In the rotation mode, a vector 
(x, y) is rotated through an angle θ in order to obtain a new 
vector (xn, yn). The overall rotation is divided into micro-
rotation so that, in micro-rotation j, an angle αj = tan-1(2-j) 
is added to or subtracted from the remaining angle θj. In 
this way, this angle approaches zero. The elementary 
angles αj must fulfil the following condition [17] [19]: 
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The algorithm is based on the following equations: 
xj+1 = xj – m σj yj 2-d(j) (2a) 
yj+1 = yj + σj xj 2-d(j) (2b) 
zj+1 = zj – wd(j) (2c) 
The values for m are 1 for circular, -1 for hyperbolic, 
and 0 for linear coordinates. The value for σj determines 
the direction of micro-rotation j. In the rotation mode, σj is 
equal to 1 if zj is positive and is equal to -1 otherwise. The 
values for d(j), wd(j) and m are shown in Table 1. It shows 
that, with hyperbolic coordinates, carrying out each micro-
rotation only once is not sufficient. Indeed, convergence 
can be achieved by repeating certain iterations [16]. 
Table 1. Parameters for Different Coordinate s Type  
Coord. 
type 
d(j) wd(j) m 
Circular j tan-1 (2-j) 1 
Hyperbolic 
j – k, k is the largest integer 
such that 3k+1 + 2k - 1 ≤ 2j tanh
-1 (2-j) -1 
Linear j 2-j 0 
With regard to the elementary angles chosen for circular 
coordinates, convergence is guaranteed since the following 
property is accomplished: 
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Table 2 shows the results provided by the algorithm 
depending on the type of coordinates. As shown in Table 
II, one of the advantages of the method is the computation 
of multivariate functions. With slight modifications on the 
operands, CORDIC can also provide other functions such 
as exponential, sine and cosine, and so on. 
 
Table 2. Algorithm Results for Different Coordinates Type 
Type Result 
Circular 
xn = K1 (x cos z – y sen z) 
yn = K1 (y cos z + x sen z) 
zn = 0 
Hyperbolic
xn = K-1 (x cos z + y sen z) 
yn = K-1 (y cos z + x sen z) 
zn = 0 
Linear 
xn = x 
yn = y + x z 
zn = 0 
In each iteration j, a scaling is added to the new 
coordinates (xj, yj). The scaling factor in iteration j is given 
by the following expression: 
j
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In order to obtain the correct result, the coordinates 
obtained after the last iteration have to be compensated by 
multiplying them by Km-1, taking into account that the 
value of Km is the result of the following product: 
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j
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Several techniques to avoid performing the final product 
by Km-1 and carry out the compensation of the scaling in 
parallel with each iteration have been proposed [21]-[23].  
2.2. Reviewing the Decimal CORDIC Method 
In [16] and [19] the use of CORDIC for decimal operands 
expressed in BCD representation is proposed. The 
modification of the method, focusing on the case of 
circular coordinates, is expressed by the following iterative 
equations: 
xj+1 = xj – σj yj 10-j (6a) 
yj+1 = yj + σj xj 10-j (6b) 
zj+1 = zj – tan-1(10-j) (6c) 
The drawback of this modification of the method lies on 
the relation between any two consecutive elementary 
angles in the form tan-1(10-j). Table 3 shows the values of 
these angles for radix 2 and radix 10, assuming 10 
iterations. 
Table 3. Elementary angles for Radix-2 and Radix-10 
Stage tan-1(2-j) ∑ tan
-1(2-k),  
k > j tan
-1(10-j) ∑ tan
-1(10-k), 
k > j 
j = 0 0.78539816 0.95788846 0.78539816 0.11077943
j = 1 0.46364761 0.49424085 0.09966865 0.01111078 
j = 2 0.24497866 0.24926219 0.00999967 0.00111111 
j = 3 0.12435500 0.12490719 0.00100000 0.00011111 
j = 4 0.06241881 0.06248838 0.00010000 0.00001111 
j = 5 0.03123983 0.03124855 0.00001000 0.00000111 
j = 6 0.01562373 0.01562482 0.00000100 0.00000011 
j = 7 0.00781234 0.00781248 0.00000010 0.00000001 
j = 8 0.00390623 0.00390625 0.00000001 1E-09 
j = 9 0.00195312 0.00195312 1E-09 1E-10 
The relation between any two consecutive angles in the 
form tan-1(2-j) is approximately 2, or even less. This fact 
facilitates convergence in binary CORDIC, as expressed in 
(5). However, in the case of decimal representation, each 
angle is approximately 10 times smaller than the one 
immediately preceding it, so convergence of the method 
cannot be directly guaranteed. 
As shown in the rightmost column of Table III, the 
convergence condition in (1) is not satisfied, since the 
following property is obtained: 
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According to decimal representation, the relation 
between two consecutive angles means that every iteration 
but the initial one must be repeated 9 times in order to 
achieve convergence [18]. In this case, the following 
expression is obtained: 
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The results obtained with the decimal CORDIC 
proposed in [16] and [19] are valid with regard to 
precision. However, this method cannot compete with 
binary CORDIC if the latency of the algorithm is taken as 
a criterion of comparison, since the binary method requires 
a smaller number of iterations so as to obtain the same 
precision. Therefore, the advantages derived from the use 
of the algorithm with BCD representation would be 
reduced to omit conversion between BCD and binary 
representation and, consequently, avoid loss of precision. 
3. THE NEW DECIMAL CORDIC METHOD 
The new proposal for the CORDIC method is the result of 
combining the performance and precision of binary 
CORDIC with decimal representation in BCD format. That 
is, the decomposition of the angle to be rotated in 
elementary angles that fulfil condition (3) will be used and, 
as a result, convergence is guaranteed without the need of 
repeating any stage. However, the product by 2-j that 
appears in (2a) and (2b) can no longer be implemented as a 
simple shift of bits but rather, when using decimal BCD 
codification, some kind of correcting operation must be 
performed instead. 
Dividing a number by 2 can be conceived as multiplying 
the same number by 0.5. Therefore, the division can be 
carried out by shifting 4 times to the right the different 
BCD digits and then multiplying the result by 5. In [16] 
multiplying a BCD number by 5 is described taking into 
account terms Ci and Ti as shown in Table 4. The term Ti 
of 5Xi is either 0000 or 0101 depending on Xi[0]. Likewise, 
the bit Ci[3] of 5Xi is always 0, and the 3 following bits 
coincide with the 3 most significant bits of Xi. 
When quintupling a number made up of various BCD 
digits, a carry from the previous digit has to be considered 
for each of them. Indeed, given the BCD digit Xi in order 
to obtain Pi = 5Xi, the four bits of Ci-1 from the previous 
product 5Xi-1 have to be added to Ti. It is not necessary to 
use any intermediate operation to calculate the value for Ti, 
since it is determined by Xi[0]. The term Ci-1 can be 
directly obtained from Xi-1. The sum Ti + Ci-1 can be 
performed by means of adders, half-adders or 
combinational circuits to get the result. 
Table 4. Values for Xi and 5Xi, expressed in Decimal and BCD 
Value for Xi Value for 5Xi 
BCD Decimal BCD Decimal 
Ci Ti 
0 0000 0 0000 0000 
1 0001 5 0000 0101 
2 0010 10 0001 0000 
3 0011 15 0001 0101 
4 0100 20 0010 0000 
5 0101 25 0010 0101 
6 0110 30 0011 0000 
7 0111 35 0011 0101 
8 1000 40 0100 0000 
9 1001 45 0100 0101 
A simpler way of performing the division by 2 of a 
number expressed in BCD than the method described 
above has been developed, and it can be summarized as 
follows, taking into account that b+i[j] represents the bit in 
the position j within the BCD digit bi after shifting and 
correction: 
1. If bi+1[0] is 0, the new digit b+i is constructed by 
selecting the 3 most significant bits of bi and shifting them 
to the right, and setting a 0 in the most significant position. 
2. If bi+1[0] is 1, the new digit b+i is calculated by using 
the following logical equations: 
]1[]0[  i i bb =+ ; ]1[]2[]1[  i i i bbb ⊕=+  (9) 
]3[]2[  i i bb ++ = ; ]1[]2[]3[]3[  i i i i b b  bb +=+  
This proposal permits the number of gates to be reduced 
to 3 AND gates, 2 OR gates, plus 3 inverters, and the 
number of gate levels the signal passes through is 3. At 
first glance, the proposed algorithm behaves better than the 
one described in [16]. However, the method proposed also 
requires a multiplexer circuit which, depending on the 
value of the least significant bit of the BCD digit, selects 
the bits of the shifted digit or the same bits after the 
correcting addition. 
0
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bi [3] + bi [2] bi [1]bi [2]bi [3] bi [1] bi [2] ⊕ bi [1]bi [3] + bi [2] bi [1] bi [1]
b+i [2]b+i [3] b+i [1] b+i [0]
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Fig. 1. The multiplexers for selecting between bi and b+i 
The configuration for this proposal can be seen in Fig. 1. 
The control signal c / nc (correction / no correction) comes 
from bit bi+1[0]. If the multiplexer is not regarded as a 
subsequent stage but part of the circuit logic, the following 
equations are obtained: 
]0[ b ]1[ ]0[  ]1[ ]0[  ]1[ ]0[ 111 +++ +=⊕=+ iiiiiii bbbbbb    
]0[ ]2[  ]1[ ]0[ ]2[ ]1[  ]2[ ]1[ 11 ++ ++=+ iiiiiiii bbbbbbbb   (10) 
])2[  ]1[ ](0[ ]3[ ]0[  ]3[ ]2[ 11 iiiiiii bbbbbbb ++=+ ++   
]0[  ]1[  ]2[ ]0[  ]3[ ]3[ 11 ++ +=+ iiiiii bbbbbb    
The total number of gates is 12 AND gates, 6 OR gates, 
and 4 inverters. The number of gate levels the signal passes 
through is 5, as in the previous case. 
4. A HYBRID CORDIC ARCHITECTURE 
There are various alternatives for adding two BCD 
operands [16]. The operation is more complex than binary 
addition due to the fact that the carry resulting from the 
sum of two digits must be propagated to the sum of the 
following ones. Moreover, the sum of two BCD digits 
must be corrected if it is greater than the maximum 
supported value, that is, 9. The correction consists in 
adding the value 6 to the intermediate result. Subtraction 
has similar characteristics to addition, since it can be 
obtained by adding the complement of the second term to 
the first one. In Fig. 2 a joint architecture for BCD addition 
and subtraction is shown.  
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Fig. 2.  BCD adder/subtracter; Z = M ± N. Based on the designs in [18]. 
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Fig. 3. Architecture for a CORDIC iteration 
The complete architecture for each of the iterations of 
the proposed CORDIC method is shown in Fig 3. The 
BCD adder is the same as the one represented in Fig. 2. On 
the other hand, the 2j-1-divider is the shifter of the number 
of bits indicated by j-1, and is constructed based on the 1-
bit shifter shown in Fig 1. In the first iteration, that is, 
when j = 0, the control logic selects the bits Xi[3], Xi[2] 
Xi[1], and Xi+1[0], whereas in the following iterations the 
bits selected are b+i[3], b+i[2], b+i[1], and b+i+1[0] 
5. EXPERIMENTATION 
The proposed architecture was implemented using the 
Xilinx ISE (Integrated Software Environment) 7.1i tool. 
The FPGA XC3S100E from the Spartan3E family was 
chosen. With the aim of making a suitable comparison, the 
architectures corresponding to binary CORDIC and 
decimal CORDIC proposed in [16] and [19] were also 
implemented. In all cases, a complete stage of the 
algorithm was implemented, with the type of adder and 
shifter being varied according to each method. The global 
method was implemented on an unfolded architecture. In 
the case of the hybrid method, the architecture was 
constructed by means of a 24-stage pipeline, each one 
according to the diagram shown in Fig. 3. Conventional 
arithmetic was used and the final stage of scaling factor 
compensation was omitted. 
5.1 Experiments on precision 
Different tests were carried out so as to make a complete 
comparison with regard to precision between decimal 
CORDIC and the hybrid CORDIC proposed in this work. 
Some tests were also performed to compare binary 
CORDIC with the proposed method. Values within the 
range [0, 0.999] were chosen for the coordinates (x, y), and 
angles were likewise taken within the range [0, 0.999] 
radians. All the data were represented in natural BCD with 
8 fractional digits. For each type of test, an analysis for the 
relative error distribution was made, as well as for the 
maximum relative error. 
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Fig. 4. Relative error distribution on rotating 30 random points through 
each of the angles (× = decimal CORDIC; ? = hybrid CORDIC). 
 
In the first test, 30 random points were taken and rotated 
through an initial angle 0.01; this angle was successively 
augmented with an increment of 0.01 until 0.99 was 
reached; after each increase, 30 new random points were 
rotated. The results of the error distribution are shown in 
Fig. 4, and the maximum error for each angle is indicated 
by means of a line. The error distribution for the proposed 
method is significantly lower than that for decimal 
CORDIC. In addition, the maximum error for any of the 
angles considered oscillates for decimal CORDIC, whereas 
for the hybrid method the maximum error presents much 
less variability. 
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Fig. 5. Relative error when rotating a fixed point through 30 random 
angles in [0, 0.999]. (× = decimal CORDIC; ? = hybrid CORDIC). 
 
In a new test, a set point (x, y) was taken and 30 
rotations were made through random angles between 0 and 
0.999 radians, while varying the number of BCD digits 
considered from the input data. The error distribution 
results are shown in Fig. 5. On considering an operand 
length up to 8 digits, the result is shown to be somewhat 
high, but the maximum error obtained with the proposed 
CORDIC method is never higher than that for decimal 
CORDIC. 
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Fig. 6. Error distribution when calculating the rotation of vectors 
within the range [0, 0.999] (× = decimal CORDIC; ? = hybrid CORDIC). 
 
The following experiment was aimed at comparing the 
number of iterations required in each method so as to 
achieve suitable precision. A fixed point (x, y) was 
considered and angles between 0 and 0.999 rd were taken 
at random and the initial point was rotated through them. 
The results of the error distribution are shown in Fig 6. 
There is seen to be a decreasing tendency for both methods 
as the number of iterations increases. However, the slope is 
much greater for the hybrid method. For this method, the 
error stabilizes at 24 iterations whereas for decimal 
CORDIC, around 60 iterations are required. In addition, 
the maximum error is always lower for the hybrid method. 
The number of iterations for the hybrid method cannot be 
higher than 32 since it is the number of bits that the BCD 
8-digit operands have. 
Finally, a comparison between decimal CORDIC, binary 
CORDIC, and the hybrid method, was made for 30 random 
rotations of a set point through angles between 0 and 0.999 
radians, while varying the number of iterations. 
The results for the maximum relative error are shown in 
Fig. 7. There is seen to be a decreasing tendency for every 
method as the number of iterations increases. However, the 
error decrement is much slower for decimal CORDIC. The 
error for both binary CORDIC and the hybrid method are 
always lower than that for decimal CORDIC. For decimal 
CORDIC around 60 iterations are required, whereas the 
number of iterations for the hybrid method cannot be 
higher than 32 since it is the number of bits that the BCD 
8-digit operands have. In fact, just 24 iterations have been 
considered for the hybrid method, since from this iteration 
on the maximum error stabilizes. This is due to the fact 
that some of the 32 bits in the input operands are not 
useful, since when working with BCD format each 4-bit 
digit can only take 10 out of 16 possible combinations. 
5.2. Experiments on latency 
The delays obtained, in nanoseconds, are shown in Table 
5. The results show that the proposed hybrid CORDIC has 
a delay per stage 4 times lower than that of decimal 
CORDIC. 
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Fig. 7. Maximum relative error when calculating the rotation of vectors in 
the range [0, 0.999], according to the number of iterations (× = decimal 
CORDIC; + = binary CORDIC; ? = hybrid CORDIC). Log. scale. 
Moreover, it must be taken into account that each set of 
input data has to pass through a certain number of stages 
until it is completely processed. With regard to this, Fig. 8 
shows the latency obtained as the number of data supplied 
to the architecture increases. The hybrid CORDIC 
architecture offers better indices of performance than the 
decimal architecture, both in delay of only one stage and in 
latency derived from the data processing throughout the 
overall set of stages. 
Table 5. Single Stage Delay for Different CORDIC Architectures 
Binary Decimal Hybrid 
71.51 784.76 181.12 
6. CONCLUSION 
In this work, a modification of the CORDIC method which 
permits working with decimal input data represented in 
BCD format combined with elementary angles of the type 
tan-1(2-j) has been proposed. In relation to this, it has been 
necessary to define the product of the decimal data by 2-j. 
The use of this type of elementary angles improves 
convergence speed. The tests performed confirm that the 
proposed CORDIC method requires fewer number of 
iterations, less than 50% compared with decimal CORDIC, 
so as to obtain a determined precision. All the tests have 
shown that the maximum error obtained with any variation 
of the parameters (number of iterations, angle to be rotated, 
or number of digits considered) is always lower for the 
proposed method. On the other hand, with regard to 
latency, the experiments show that the proposed method 
has a much lower delay than that for decimal CORDIC, 
both for one only stage and for the complete set of stages.  
In addition, the indices obtained are not very far from those 
obtained by binary CORDIC. Other advantages are the 
possibility of including scaling factor compensation 
techniques compatible with the ones proposed for binary 
CORDIC, as well as the fact that an initial conversion from 
the decimal input data to radix 2 and the later conversion 
the other way round are avoided. 
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Fig. 8. Latency obtained for CORDIC architectures implemented 
according to the total amount of data processed. (× = decimal CORDIC;  
+ = binary CORDIC; ? = hybrid CORDIC). 
Finally, it must be pointed out that the importance of 
operations with numbers originally represented in decimal 
format is increasing over the last few years. Since there are 
current fields in which radix 10 data are required, 
conversion errors incorporated by digital computers should 
be avoided. The proposed hybrid method is believed to 
improve performance on systems which use decimal 
representation and which require both a high precision and 
a small latency. 
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